


Intel® Advisor XE 2013



Intel® Advisor XF

- Tool for what-if analysis
 - Modeling: use code annotations to introduce parallelism
 - Evaluation: estimate the effect e.g. the speedup
 - GUI-driven assistant (5 steps)
- Productivity and Safety
 - Parallel correctness is checked based on a correct program
 - Non-intrusive API
- It's not auto-parallelization
- It's not modifying the code



Optimization Notice

Advisor XE Workflow

Intel® Advisor XF

Stages

Transforming many serial algorithms into parallel form takes 5 easy high-level steps:

- 1. Survey and Summary tools: where to add parallelism
- 2. Annotations: experiment with parallel program structure
- 3. Suitability tool: predict and model program scalability
- 4. Correctness tool: discover potential synchronization problems
- 5. Manually convert annotations to parallel framework API (with a little help of Annotations/Summary)

1. Survey Target

Where should I consider adding parallelism? Locate the loops and functions where your program spends its time, and functions that call them.



Collect Survey Data



View Survey Result



2. Annotate Sources

Add Intel Advisor XE annotations to identify possible parallel tasks and their enclosing parallel sites.

Steps to annotate



View Annotations



3. Check Suitability

Analyze the annotated program to check its predicted parallel performance.



Collect Suitability Data



View Suitability Result



4. Check Correctness

Predict parallel data sharing problems for the annotated tasks. Fix the reported sharing problems.



Collect Correctness Data



View Correctness Result



5. Add Parallel Framework

Steps to replace annotations




Optimization Notice

View Summary

Current Project: Benchmarks

Survey Target



Annotate Sources

What are annotations?

- Macros (function calls) that can be easily disabled*
- Inform analysis tool about intended parallelization

Example Intel Advisor annotations:

```
#define ANNOTATE SITE BEGIN(NAME)
                                       call annotate site begin(NAME)
#define ANNOTATE SITE END(NAME)
                                       call annotate site end()
#define ANNOTATE ITERATION TASK(NAME)
                                       call annotate iteration task(NAME)
#define ANNOTATE TASK BEGIN(NAME)
                                       call annotate task begin(NAME)
#define ANNOTATE TASK END(NAME)
                                       call annotate task end()
#define ANNOTATE LOCK ACQUIRE(ADDRESS) call
annotate lock acquire(ADDRESS)
#define ANNOTATE LOCK RELEASE(ADDRESS) call
annotate lock release(ADDRESS)
```


Annotate Sources using Survey Data

Function Call Sites and Loops	Total Time %	Total Time
☐ rt_renderscene	96.2%	19.9664s
□ renderscene	96.2%	19.9662s
⊟ trace_region	96.2%	19.9662s
□ trace_shm	96.2%	19.9662s
□ thread_trace	96.2%	19.9662s
■ (b) parallel_thread [loop]	96.2%	19.9662s
⊡ [©] parallel_thread [loop]	96.1%	19.9462s
□ parallel_thread	96.0%	19.9262s
□ render_one_pixel	93.1%	19.3208s
⊟ trace	79.2%	16.4369s
⊕ shader	43.6%	9.0521s
⊟ [©] shader [loop]	35.4%	7.3348s


Pick out expensive loop and add annotations

```
ANNOTATE SITE BEGIN(allRows);
for (int y = starty; y < stopy; y++)
    ANNOTATE TASK BEGIN(eachRow);
    m storage.serial = 1;
    m_storage.mboxsize = sizeof(unsite)
    m storage.local mbox = (unsigned
    memset(m storage.local mbox,0,m
    drawing_area drawing(startx, tot
    for (int x = startx; x < stopx;
        color t c = render one pixel
        drawing.put_pixel(c);
    if(!video->next frame())
        free(m_storage.local_mbox);
        return;
    free(m storage.local mbox);
    ANNOTATE TASK END(eachRow);
ANNOTATE SITE END(allRows);
```


Check Suitability



Check Correctness



Add Parallel Framework



Add Parallel Framework

How can Intel Advisor help?

- Contains overhead metrics for selected models
- Allows to play with some implementation options
- Detailed help pages for different frameworks.

```
Serial Code with Intel Advisor Annotations
                                             Parallel Code using Intel TBB
// Locking
                                             // Locking can use various mutex types
ANNOTATE LOCK ACQUIRE();
                                             provided
  Bodv():
                                              // by Intel TBB. For example:
ANNOTATE LOCK RELEASE():
                                              #include <tbb/tbb.h>
                                               tbb::mutex g Mutex;
                                                 tbb::mutex::scoped lock lock(g Mutex);
                                                  Body();
// Do-All Counted loops, one task
                                             // Do-All Counted loops, using lambda
ANNOTATE SITE BEGIN(site);
                                             // expressions
  For (I = 0; I < N; ++) {
                                              #include <tbb/tbb.h>
    ANNOTATE ITERATION TASK(task);
       {statement;}
                                                tbb::parallel for(0, N, [&] (int I) {
                                                  statement:
ANNOTATE SITE END();
                                                1):
```

In Summary

Advisor XE is a tool to assist in the parallelization of serial code.

It helps the developer/architect by

- Finding the sections of code taking up most of the time
- Modeling the available speedup for parallelizing those sections of code.
- Finding correctness errors that will occur if the section is naively parallelized

It does all this using a lightweight annotation system to allow quickly trying multiple code change possibilities without choosing a parallel framework.



Legal Disclaimer & Optimization Notice

INFORMATION IN THIS DOCUMENT IS PROVIDED "AS IS". NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO THIS INFORMATION INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products.

Copyright © 2014, Intel Corporation. All rights reserved. Intel, Pentium, Xeon, Xeon Phi, Core, VTune, Cilk, and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

Optimization Notice

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804

